

UK Patent Application (19) GB (11) 2 062 310 A
 (12)

(21) Application No 8031666
 (22) Date of filing 1 Oct 1980
 (30) Priority data
 (31) 54/125316
 (32) 1 Oct 1979
 (33) Japan (JP)
 (43) Application published
 20 May 1981
 (51) INT CL³
 G06F 7/52
 (52) Domestic classification
 G4A 18F 2B6 2BY MD
 (56) Documents cited
 GB 1497863
 GB 1496935
 GB 1216559
 GB 1195410
 GB 1076186
 US 3752971A

(58) Field of search
 G4A
 (71) Applicant
 Tokyo Shibaura Denki
 Kabushiki Kaisha,
 72 Horikawa-cho, Saiwai-
 ku, Kawasaki-shi, Japan

(72) Inventors
 Masahide Ohhashi,
 Hisao Yanagi
 (74) Agent
 Marks & Clerk,
 57—60 Lincoln's Inn
 Fields, London WC2A 3LS


(54) **Binary Multiplication Cell
 Circuit**

(57) A binary multiplier includes a staggered array of multiplier cells each including a NOR circuit (1) for obtaining a partial product of one binary digit of a multiplicand x_i and

one binary digit, of a multiplier y_j and a full adder arranged to produce from a) the partial product, b) an augend digit from the preceding row of the array, and c) a carry digit from the preceding cell in the same row, new carry and augend (or product) digits. The full adder comprises two AND circuits (2, 8), three NOR circuits (3, 4, 9), an inverter (7) and an exclusive OR circuit (5, 6) arranged as shown. Preferably, the exclusive OR circuit is constituted by an exclusive NOR circuit (5) and an inverter (6). The arrangement reduces the number of transistors required for each cell and thus facilitates production as an integrated circuit.

The drawings originally filed were informal and the print here reproduced is taken from a later filed formal copy.

FIG. 3



BEST AVAILABLE COPY

2062310

112

FIG. 1




FIG. 2




FIG. 3





FIG. 4



SPECIFICATION
Binary Multiplication Cell Circuit

This invention relates to a binary multiplication cell circuit which may easily be formed of MOS transistors.

Computers achieve multiplication of binary numbers, as well as addition and subtraction of binary numbers. Binary multiplication is carried out usually in such way as shown in Fig. 1.

That is, a multidigit multiplicand $X_4 X_3 X_2 X_1$ is multiplied successively by the individual digits of a multidigit multiplier $Y_4 Y_3 Y_2 Y_1$. Blocks a shown in Fig. 1 correspond to individual multiplication cell circuits. Arrows extending downward represent addition, and arrows extending to the left indicate carry.

Fig. 2 illustrates input and output states of the multiplication cell circuit a . i and j are each anyone of integral numbers. Supplied to the cell circuit a are a multiplicand digit x_i , a multiplier digit y_j , an augend b_i-1 obtained by a cell circuit immediately above the cell circuit a and a carry digit c_i-1 obtained by a cell circuit immediately right to the cell circuit a . The cell circuit a conducts the following arithmetic operations:

$$a_i = x_i \cdot y_j \quad (1)$$

$$b_i = a_i \oplus b_i-1 \oplus c_i-1 \quad (2)$$

$$c_i = a_i \cdot b_i-1 + b_i-1 \cdot c_i-1 + c_i-1 \cdot a_i \quad (3)$$

Thus each multiplication cell circuit a produces a partial product a_i , an augend b_i to be supplied to a cell circuit immediately below the cell circuit a and a carry digit c_i to be supplied to a cell circuit immediately left to the cell circuit a .

Arithmetic operations (1), (2) and (3) are carried out by logic circuits. The logic circuits may be constituted by two half-adders and one logic gate for producing a partial product a_i . If typical half-adders are used, the cell circuit a must be provided with more gates, namely more MOS transistors. In case the multiplication circuit is fabricated in the form of an LSI circuit, it is desired that each of its cell circuits should be comprised of as less gates as possible, namely as less MOS transistors as possible.

An object of this invention is to provide a binary multiplication cell circuit which has a decreased number of elements and which is therefore suitable for an integrated circuit version.

A binary multiplication cell circuit of this invention comprises a first NOR circuit for providing a partial product of one binary digit of a multiplicand and one binary digit of a multiplier, a first AND circuit connected to receive an output signal of the first NOR circuit and an augend, a second NOR circuit connected to receive the augend and an output signal of the first NOR circuit, a third NOR circuit connected to receive an output signal of the first AND circuit and an output signal of the second NOR circuit, an inverter for inverting a carry binary digit, a second

AND circuit connected to receive an output signal of the inverter and an output signal of the third NOR circuit, a fourth NOR circuit connected to receive an output signal of the second AND circuit and the output signal of the second NOR circuit, and an exclusive OR circuit connected to receive the carry binary digit and the output signal of the third NOR circuit.

Preferably, the exclusive OR circuit is constituted by an exclusive NOR circuit and an inverter.

This invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawings, in which:

Fig. 1 illustrates how a binary multiplication is carried out;

Fig. 2 shows input and output states of a multiplication cell circuit;

Fig. 3 is a block diagram of a binary multiplication cell circuit of this invention; and

Fig. 4 shows a practical circuit arrangement of the binary multiplication cell circuit of Fig. 3 which is comprised of N-channel MOS transistors.

Now referring to Fig. 1, a binary multiplication cell circuit of this invention will be described. \bar{x}_i designates a signal obtained by inverting each binary digit of a multiplicand, \bar{y}_j a signal obtained by inverting each binary digit of a multiplier, b_i-1

an augend, c_i-1 a carry digit, b_i a result of multiplication (or augend to supply to the next binary multiplication cell circuit), and c_i a carry binary digit. The signal \bar{x}_i is commonly supplied to the cell circuits $X_1 Y_1$, $X_1 Y_2$, $X_1 Y_3$ and $X_1 Y_4$ of Fig. 1.

The signal \bar{y}_j is commonly supplied to the cell circuits $X_1 Y_1$, $X_2 Y_1$, $X_3 Y_1$ and $X_4 Y_1$ of Fig. 1.

The signals \bar{x}_i and \bar{y}_j are supplied also to a NOR circuit 1, which produces a partial product a_i ($=x_i \cdot y_j$) which is represented by equation (1).

The partial product a_i and augend b_i-1 are applied to an AND circuit 2 and a NOR circuit 3. The AND circuit 2 produces $a_i \cdot b_i-1$, and the NOR circuit 3 produces $a_i + b_i-1$. These $a_i \cdot b_i-1$ and $a_i + b_i-1$ are applied to a NOR

circuit 4, which provides $a_i \oplus b_i-1$. $a_i \oplus b_i-1$ and a carry digit c_i-1 from the preceding binary multiplication cell circuit (not shown) are supplied to an exclusive NOR circuit 5, which forms $a_i \oplus b_i-1 \oplus c_i-1$. $a_i \oplus b_i-1 \oplus c_i-1$

is inverted by an inverter 6 to produce b_i ($=a_i \oplus b_i-1 \oplus c_i-1$) represented in equation (2), i.e. an augend to be added to the next cell circuit or one binary digit of the product of the two binary numbers.

The exclusive NOR circuit 5 and the inverter 6 may be constituted by an exclusive OR circuit.

The carry digit c_i-1 from the preceding cell circuit is inverted by an inverter 7. The carry digit c_i-1 thus inverted and the output $a_i \oplus b_i-1$ of the NOR circuit 4 are applied to an AND circuit 8, which produces a signal indicative of $(a_i \oplus b_i-1) \cdot \bar{c}_i-1$. This signal $(a_i \oplus b_i-1) \cdot \bar{c}_i-1$ and the output signal $\bar{a}_i \oplus \bar{b}_i-1$ of the NOR circuit 3 are supplied to a NOR circuit 9, thereby producing a carry digit c_i to be added to the next

binary multiplication cell circuit.

Carry digit C_i may be expressed as follows:

$$\begin{aligned}
 C_i &= A_i \cdot \bar{B}_i - 1 + A_i \cdot \bar{B}_i - 1 \cdot \bar{C}_i - 1 + \bar{A}_i \cdot \bar{B}_i - 1 \cdot \bar{C}_i - 1 \\
 &= \bar{B}_i - 1 (A_i + \bar{C}_i - 1) + \bar{A}_i (\bar{B}_i - 1 + \bar{C}_i - 1) \\
 5 &= \bar{A}_i \cdot \bar{B}_i - 1 + \bar{A}_i \cdot \bar{C}_i - 1 + \bar{B}_i - 1 \cdot \bar{C}_i - 1 \\
 &= (A_i + B_i - 1)(A_i + C_i - 1)(B_i - 1 + C_i - 1) \\
 &= A_i \cdot B_i - 1 + B_i - 1 \cdot C_i - 1 + C_i - 1 \cdot A_i
 \end{aligned}$$

Fig. 4 is a circuit diagram of the binary multiplication cell circuit of Fig. 1, which is formed of N-channel insulated gate field effect transistors. The cell circuit comprises depletion load transistors 11 to 17 and enhancement transistors 18 to 31. The NOR circuit 1 is comprised of the transistors 11, 18 and 19, the NOR circuit 3 is comprised of the transistors 15, 26 and 27, the exclusive NOR circuit 5 is comprised of the transistors 13, 23 and 24, the inverter 6 is comprised of the transistors 14 and 25, and the inverter 7 is comprised of transistors 16 and 28. The AND circuit 2 and the NOR circuit 4 are constituted by the transistors 12, 20, 21 and 22. The AND circuit 8 and the NOR circuit 9 is comprised of the transistors 17, 29, 30 and 31. The circuit of Fig. 3, except for the NOR circuit 1 which produces a partial product A_i , constitutes a full adder. If a binary multiplication cell circuit is to be comprised of one NOR circuit for producing a partial product and two typical half-adders constituting a full adder, approximately 30 transistors will be required. By contrast, the binary multiplication cell circuit shown in Fig. 4 requires but 21 transistors.

In the above-mentioned embodiment of this invention the power dissipation can be reduced without using more transistors, only if the inverters 6 and 7 are replaced each by a two-transistor complementary inverter.

Claims

1. A binary multiplication cell circuit comprising:
 1. a first NOR circuit for providing a partial product of one binary digit of a multiplicand and one binary digit of a multiplier;
 2. a first AND circuit connected to receive an output signal of said first NOR circuit and an augend;
 3. a second NOR circuit connected to receive said augend and the output signal of said first NOR circuit;
 4. a third NOR circuit connected to receive an output signal of said first AND circuit and an output signal of said second NOR circuit;
 5. an inverter for inverting a carry binary digit;
 6. a second AND circuit connected to receive an output signal of said first inverter and an output signal of said third NOR circuit;
 7. a fourth NOR circuit connected to receive an output signal of said second AND circuit and the output signal of said second NOR circuit; and
 8. an exclusive OR circuit connected to receive the carry binary digit and the output signal of said third NOR circuit.
2. A binary multiplication cell circuit according to claim 1, wherein said exclusive OR circuit is constituted by an exclusive NOR circuit and an inverter.
3. A binary multiplication cell circuit, substantially as hereinbefore described with reference to the accompanying drawings.

This Page Blank (uspto)

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

This Page Blank (uspto)